

JC796 U.S. PTO
09/124972

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

Examiner
Signature

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, DC 20231.



Substitute for form 1449B/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)			Complete if Known		
			Application Number	Not Yet Known	
			Filing Date	November 28, 2000	
			First Named Inventor	Stephen M. Trimberger	
			Group Art Unit	Not Yet Known	
			Examiner Name	Not Yet Known	
Sheet	2	of	2	Attorney Docket Number	X-805-9 US

OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		Xilinx Application Note, "Configuration Issues: Power-Up, Volatility, Security, Battery Back-Up", XAPP 092, November 24, 1997 (Version 1.1).	
		Virtex Configuration Guide, published by Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, October 9, 2000 (Version 1.0).	
		Bruce Schneier "Applied Cryptography: Protocols, Algorithms, and Source Code in C", Second Edition, Copyright 1996, published by John Wiley & Sons, Inc.; Chapter 9, pages 193-194 and 200-203; Chapter 12, pages 265-301 and Chapter 15, pages 360-361	
		Cahners EDN ACCESS Web Page, "Cunning circuits confound crooks," October 12, 2000; pages 1-8; http://www.ednmag.com/ednmag/reg/2000/10122000/21df2.htm	
		Xilinx, Application Note, XAPP138, "Virtex FPGA Series Configuration and Readback", published October 4, 2000, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.	

Examiner Signature		Date Considered	
-----------------------	--	--------------------	--

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.